Abstract -In this work, techniques to design fast-response of existing designs. Then the proposed design and its on-chip current sensor for buck converter (BC) Although function of those switches is very simple, the timne.L to switch them on and off not only has a great impact on the MN 1 response time of current sensor but also the control of BC When the MMAIN is on, the Vx-node voltage is pulled from
To successfully develop techniques to design fast-response current at steady-state operation. Sensing accuracy at on-chip current sensor, it is necessary to understand the small inductor current is also improved in the proposed response-time limits of existing designs. Fig. 1 Although function of those switches is very simple, the timne.L to switch them on and off not only has a great impact on the MN 1 response time of current sensor but also the control of BC When the MMAIN is on, the Vx-node voltage is pulled from
. I approximately zero volt to almost VIN. It is necessary to VSENt Curn 'SB 'QJIB ensure the S1 is on and S2 is off at the time where Vx is settled. Fig. 2 . In similar manner, switch S1 should be To enable a fast-response current sensor without the off and S2 should be on before the MMAIN is ordered to fully aforementioned limits, it is necessary to control the time to turn off by the controller. Otherwise, the current sensor is switch S1 and S2 and to develop an error amplifier with high possible to misinterpret alarge inductor current again, slew-rate and low quiescent current consumption. Fig. 4 Another response-time limit is caused by the slew-rate of the shows the proposed current sensor. Both the switches S1 and BA. When every cycle the VM node is routed from the Vx S2 are implemented by PMOS transistors. To achieve the on node to the VIN node and vice versa, a voltage step is appeared an off time of switch S1 mentioned before, the gate of switch at the VM node. The BA is forced to either charge or S1 is connected to the gate of MMAIN. For the switch S2, its discharge the gate of MN by negative feedback until the gate is connected to the intermediate stage ofthe buffer used to Vp-node voltage is tracked with the VM-node voltage. This drive the MMAIN as shown in Fig. 4 . This connection makes delay time depends on the slew rate (SR) of BA that is S2 tuned off before the S1 turned on, from which the VM node expressed in equation (1) is much easier to be pulled down when S1 is on. Another technique enables the error amplifier used in the 0 sensor with large slew-rate in both pull-up and down direction 
